Data Structures
Here are the data structures with brief descriptions:
CSL_CPSW_PORTSTATHolds Port Statistics Enable register contents
CSL_CPSW_STATSHolds the EMAC statistics
CSL_CPSW_TSCNTLHolds Port Time Sync Control register contents
CSL_IntcContext
CSL_IntcDropStatus
CSL_IntcEventHandlerRecord
CSL_IntcObj
CSL_SERDES_SET_EQ_FLAGSERDES PHY DFE Set FLags Structure
CSL_SERDES_TAP_OFFSETSSERDES PHY Center DFE TAPs and Data Sample Comparators Structure
CSL_SERDES_TBUS_DUMPSERDES PHY Test Bus Structure
CSL_SERDES_TX_COEFFSERDES PHY Transmitter Coefficients Structure
EMIF4_ECC_CONTROLECC Control
EMIF4_MSTID_COS_MAPPINGMaster ID to COS Mapping
EMIF4_PRI_COS_MAPPINGPriority to COS Mapping
EMIF4F_IODFT_CONTROLIODFT Control Values
EMIF4F_OUTPUT_IMP_CONFIGSDRAM Output Impedance Calibration Configuation
EMIF4F_PERF_CONFIGPerformance Counter Configuration
EMIF4F_PWR_MGMT_CONFIGPower Management Configuration
EMIF4F_SDRAM_CONFIGEMIF4F SDRAM Configuration
EMIF4F_TIMING1_CONFIGEMIF4F Timing1 Configuration
EMIF4F_VBUS_CONFIG_VALUEVBUS Configuration Values

Copyright 2014, Texas Instruments Incorporated