NSS Transmit Queue related definitions
NSS Constants (enum's and define's)

NSS Transmit Queue related definitions

Define NSS Transmit Queue related constants

#define NSS_NUM_TX_QUEUES   NSS_NUM_TX_QUEUES_GEN1
#define NSS_PA_QUEUE_INPUT_INDEX   NSS_PA_QUEUE_INPUT_INDEX_GEN1
#define NSS_PA_QUEUE_MAC_INDEX   NSS_PA_QUEUE_MAC_INDEX_GEN1
#define NSS_PA_QUEUE_OUTER_IP_INDEX   NSS_PA_QUEUE_OUTER_IP_INDEX_GEN1
#define NSS_PA_QUEUE_INNER_IP_INDEX   NSS_PA_QUEUE_INNER_IP_INDEX_GEN1
#define NSS_PA_QUEUE_LUT2_INDEX   NSS_PA_QUEUE_LUT2_INDEX_GEN1
#define NSS_PA_QUEUE_IPSEC_INDEX   NSS_PA_QUEUE_IPSEC_INDEX_GEN1
#define NSS_PA_QUEUE_IPSEC2_INDEX   NSS_PA_QUEUE_IPSEC2_INDEX_GEN1
#define NSS_PA_QUEUE_POST_INDEX   NSS_PA_QUEUE_POST_INDEX_GEN1
#define NSS_PA_QUEUE_TXCMD_INDEX   NSS_PA_QUEUE_TXCMD_INDEX_GEN1
#define NSS_PA_QUEUE_FIREWALL_INDEX   -1
#define NSS_PA_QUEUE_FIREWALL2_INDEX   -1
#define NSS_PA_QUEUE_EGRESS0_INDEX   -1
#define NSS_PA_QUEUE_EGRESS1_INDEX   -1
#define NSS_PA_QUEUE_EGRESS2_INDEX   -1
#define NSS_SA_QUEUE_SASS_INDEX   NSS_SA_QUEUE_SASS_INDEX_GEN1
#define NSS_SA_QUEUE_SASS2_INDEX   NSS_SA_QUEUE_SASS2_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_INDEX   NSS_CPSW_QUEUE_ETH_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_PRI0_INDEX   NSS_CPSW_QUEUE_ETH_PRI0_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_PRI1_INDEX   NSS_CPSW_QUEUE_ETH_PRI1_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_PRI2_INDEX   NSS_CPSW_QUEUE_ETH_PRI2_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_PRI3_INDEX   NSS_CPSW_QUEUE_ETH_PRI3_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_PRI4_INDEX   NSS_CPSW_QUEUE_ETH_PRI4_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_PRI5_INDEX   NSS_CPSW_QUEUE_ETH_PRI5_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_PRI6_INDEX   NSS_CPSW_QUEUE_ETH_PRI6_INDEX_GEN1
#define NSS_CPSW_QUEUE_ETH_PRI7_INDEX   NSS_CPSW_QUEUE_ETH_PRI7_INDEX_GEN1

Define Documentation

Offset to the CPSW input queue at NSS

Offset to the CPSW input queue for priority 0 packets at NSS

Offset to the CPSW input queue for priority 1 packets at NSS

Offset to the CPSW input queue for priority 2 packets at NSS

Offset to the CPSW input queue for priority 3 packets at NSS

Offset to the CPSW input queue for priority 4 packets at NSS

Offset to the CPSW input queue for priority 5 packets at NSS

Offset to the CPSW input queue for priority 6 packets at NSS

Offset to the CPSW input queue for priority 7 packets at NSS

Number of Transmit Queues at NSS

#define NSS_PA_QUEUE_EGRESS0_INDEX   -1

Offset to the input queue of the first egress stage at NSS

#define NSS_PA_QUEUE_EGRESS1_INDEX   -1

Offset to the input queue of the second egress stage at NSS

#define NSS_PA_QUEUE_EGRESS2_INDEX   -1

Offset to the input queue of the third egress stage at NSS

Offset to the second Firewall (ACL) input queue at NSS

#define NSS_PA_QUEUE_FIREWALL_INDEX   -1

Offset to the first Firewall (ACL) input queue at NSS

Offset to the Inner IP input queue at NSS

Offset to the system input queue at NSS

Offset to the second layer IPSEC input queue at NSS

Offset to the first layer IPSEC input queue at NSS

Offset to the LUT2 (UDP/TCP) input queue at NSS

Offset to the MAC input queue at NSS

Offset to the (Outer) IP input queue at NSS

Offset to the post-classification input queue at NSS

Offset to the Tx command input queue at NSS

Offset to the second SASS input queue at NSS

Offset to the first SASS input queue at NSS


Copyright 2014, Texas Instruments Incorporated